

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
16 October 2003 (16.10.2003)

PCT


(10) International Publication Number
WO 03/085535 A2

- (51) International Patent Classification⁷: **G06F 13/38**
- (21) International Application Number: **PCT/US03/06258**
- (22) International Filing Date: 28 February 2003 (28.02.2003)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
102 14 700.0 3 April 2002 (03.04.2002) DE
10/259,710 27 September 2002 (27.09.2002) US
- (71) Applicant: **ADVANCED MICRO DEVICES, INC.**,
[US/US]; One AMD Place, Mail Stop 68, P.O. Box 3453,
Sunnyvale, CA 94088-3453 (US).
- (72) Inventors: **DRESCHER, Henry**; Braunschweiger Strasse
2, 01127 Dresden (DE). **BARTH, Frank**; Nizzastrasse 63
A, 01445 Radebeul (DE).
- (74) Agent: **DRAKE, Paul, S.**; Advanced Micro Devices, Inc.,
5204 East Ben White Boulevard, Mail Stop 562, Austin,
TX 78741 (US).
- (81) Designated States (*national*): AE, AG, AL, AM, AT, AU,
AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU,
CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH,
GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC,
LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW,
MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG,
SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VN, YU,
ZA, ZM, ZW.
- (84) Designated States (*regional*): ARIPO patent (GH, GM,
KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW),
Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM),
European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE,
ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, SE, SI,
SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN,
GQ, GW, ML, MR, NE, SN, TD, TG).
- Published:**
— without international search report and to be republished
upon receipt of that report
- For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

- (54) Title: ATA/SATA COMBINED CONTROLLER



WO 03/085535 A2



(57) Abstract: A combined ATA and SATA controller is provided that comprises a control unit 300-330 for controlling data transfer to and/or from an ATA compliant parallel storage device (135, 140) and a control unit (335, 340) for controlling data transfer to and/or from an SATA compliant serial storage device (220, 225). The controller can concurrently perform the data transfer to and/or from the parallel and serial devices. By reusing a significant amount of controller hardware, the combined controller can be realized in a cost effective manner.

ATA/SATA COMBINED CONTROLLER**Technical Field**

The invention generally relates to controlling data transfer to and/or from storage devices, and relates in particular to
5 ATA (Advanced Technology Attachment) and SATA (Serial ATA) controllers.

Background Art

In computer systems, hard disks and other drives such as CD or DVD drives, tape devices, high capacity removable devices, zip drives, and CDRW drives are storage devices that may be connected to the computer via an interface for defining the physical and logically requirements for performing data transfer to and from the devices. One of the 10 most popular interfaces used in modern computer systems is the one most commonly known as IDE (Integrated Drive Electronics). The IDE drive interface, more properly called AT (Advanced Technology) Attachment (ATA) interface, was developed starting in 1986 and was standardized around 1988. The specification which provides a way to make disk drive "attachments" to the PC (Personal Computer) architecture, was further developed to a variety of more recent specifications such as ATA/ATAPI, EIDE, ATA-2, Fast ATA, ATA-3, Ultra ATA, Ultra 15 DMA, ATA-4 and many more as well. All of these specifications define storage interfaces for connecting to parallel storage devices and are referred to as being ATA compliant hereafter.

While the parallel ATA interconnect has been the dominant internal storage interconnect for desktop and mobile computers because of its relative simplicity, high performance, and low cost, ATA compliant interfaces have a number of limitations that are exhausting their ability to continue increasing performance. Some of these limitations 20 are the 5-volt signalling requirement, and the high pin count. These and other characteristics of parallel ATA interfaces are the reasons why such interfaces cannot scale to support several more speed doublings as happened in the past, so that this interface is nearing its performance capacity.

For this reason, and to provide scalable performance for the next decade, serial ATA (SATA) was developed as a next generation ATA specification. SATA is an evolutionary replacement for the parallel ATA physical storage 25 interface and is designed to be 100% software compatible with today's ATA, but to have a much lower pin count, enabling thinner, more flexible cables. Because of the maintained software compatibility, no changes in today's drivers and operating systems are required. Moreover, the lower pin count also benefits the system design of motherboards and their chipsets and other integrated silicon components.

As mentioned above, one of the key features of the SATA interface is the software compatibility to parallel ATA 30 controllers. This can be better understood from a comparison of FIGs. 1 and 2 which illustrate standard ATA and the serial ATA (SATA) connectivity, respectively.

Turning first to FIG. 1 which depicts how ATA compliant parallel storage devices are connected to a computer system to enable data transfer to and from the devices, the computer system includes an operating system 115 that is

the main software running on the computer. There may further be multiple application programs 100, 105, 110 which usually have a user interface for providing information to the user and receiving input. Of course, application programs with no user interface exist as well. Further, there is usually a driver software 120 provided which may be an extra software component, or part of the operating system 115, and which is run specifically to interact with ATA compliant hardware.

5 This hardware includes the ATA adapter 125 which exchanges data signals with devices 135, 140 over a parallel port 130. The ATA adapter 125 is also called ATA controller, often together with the parallel port 130.

Referring now to FIG. 2 which illustrates the corresponding parts of a computer system having an SATA interface, there are no changes required in the application programs 100, 105, 110, the operating system 115, nor the driver 10 120. On the hardware side, an SATA adapter 200 is provided that is connected to one or more serial ports 210, 215 for exchanging signals with serial devices 220, 225. That is, the SATA enabled computer system differs from the system of FIG. 1 in that the devices and ports are serialized, and an appropriate SATA compliant adapter 200 is provided. Focusing in more detail to this adapter, it can be seen, that the SATA adapter 200 may be understood as comprising an ATA adapter 125, being accompanied with a parallel/serial converter 205 to perform parallel-to-serial 15 and serial-to-parallel conversion of data signals.

As neither in the operating system 115 nor in the driver software 120 specific adaptations to the SATA specification are required, the interface of FIG. 2 is software compatible with the technique of FIG. 1. Thus, SATA is a drop-in solution, and today's software will run on the new architecture without modification. Given this feature and the above described other advantages, and further taking into account that SATA compliant controllers and devices will 20 be of about the same costs as conventional units, SATA is expected to eventually completely replace parallel ATA interfaces. SATA's adoption by the industry will follow a phased transition path, and there will be a point where both parallel and serial ATA capabilities are available.

Although the technology is software compatible and operating system transparent, SATA electronics and connectors will differ from those of the conventional ATA interface. For this reason, adapters may be provided to facilitate 25 forward and backward compatibility of hard disks and other storage devices on computer systems. For instance, SATA-to-ATA bridges may be used in hard disk drives and storage systems, and ATA-to-SATA bridges may be used in motherboards, add-in cards and drive test equipment. However, such conventional solutions require a significant amount of additional hardware components and thus lead to increased manufacturing costs.

Disclosure of Invention

30 In one aspect of the invention, a control apparatus for controlling data transfer to and/or from storage devices is provided. The control apparatus comprises a first control unit for controlling data transfer to and/or an ATA compliant parallel storage device. Further, the control apparatus comprises a second control unit for controlling data transfer to and/or from an SATA compliant serial storage device. The control apparatus is capable of concurrently performing the data transfer to and/or from the parallel and serial devices.

In a further embodiment said first control unit is arranged for controlling data transfer to and/or from two parallel ATA storage devices, and said second control unit is arranged for controlling data transfer to and/or from two SATA storage devices.

5 In a further embodiment said control apparatus is capable of disabling said first control unit to enable data transfer with SATA storage devices only.

In a further embodiment said control apparatus is capable of disabling said second control unit to enable data transfer with parallel ATA storage devices only.

In a further embodiment the apparatus is arranged for determining if an SATA storage device is connected to the control apparatus.

10 In a further embodiment the apparatus is arranged for providing information on the determined SATA storage device to host software.

In a further embodiment said second control unit is capable of converting parallel data to serial data and/or serial data to parallel data to enable data transfer to and/or from SATA storage devices.

In a further embodiment the apparatus is an integrated circuit chip.

15 In a further aspect of the invention, there may be provided a method of operating a control apparatus for controlling data transfer to and/or from storage devices. The method comprises performing data transfer to and/or from an ATA compliant parallel storage device connected to the control apparatus. The method further comprises performing data transfer to and/or from an SATA compliant serial storage device connected to the control apparatus. The data transfer to and/or from the ATA compliant parallel storage device and the data transfer to and/or from the SATA compliant serial storage device are performed concurrently.

In a further embodiment the data transfer to and/or from two SATA storage devices is controlled in a master/slave emulation mode wherein one of the SATA storage devices is represented to host software as master and the other SATA storage device as slave, both being accessible at the same set of host bus addresses.

25 In a further embodiment data transfer to and/or from two parallel ATA storage devices connected to one parallel port of the control apparatus is controlled such that one device is the master and the other is the slave at the parallel port.

In a further embodiment data transfer is controlled to and/or from two ATA compliant parallel storage devices, and data transfer is controlled to and/or from two SATA compliant serial storage devices.

30 In a further embodiment the method further comprises determining if an SATA storage device is connected to the control apparatus.

In a further embodiment the method further comprises providing information on the determined SATA storage device to host software.

In a further embodiment said step of performing data transfer to and/or from an SATA compliant serial storage device comprises converting parallel data to serial data and/or serial data to parallel data.

Brief Description of Drawings

The accompanying drawings are incorporated into and form a part of the specification for the purpose of explaining 5 the principles of the invention. The drawings are not to be construed as limiting the invention to only the illustrated and described examples of how the invention can be made and used. Further features and advantages will become apparent from the following and more particular description of the invention, as illustrated in the accompanying drawings, wherein:

- FIG. 1 illustrates a conventional computer system that is connected to ATA compliant storage devices;
- 10 FIG. 2 illustrates a conventional computer system that is connected to SATA compliant storage devices;
- FIG. 3 illustrates the components of an ATA controller according to an embodiment; and
- FIG. 4 is a flowchart illustrating the process of operating the ATA controller of FIG. 3.

Modes for Carrying Out the Invention

The illustrative embodiments of the present invention will be described with reference to the figure drawings 15 wherein like elements and structures are indicated by like reference numbers.

Referring now to the drawings and particularly to FIG. 3 which illustrates the hardware components of an ATA controller according to an embodiment, the controller comprises a target interface unit 305 and a source interface unit 310. Both interfaces are connected to the host interface 300 for exchanging requests and data with the software driver 120. The target interface 305 may be used by the driver 120 for accessing the controller for configuration 20 purposes. On the other hand, the source interface 310 may be used to perform data access to read or write data to/from the storage devices.

There is further provided a bus master engine 320 for controlling which one of the master control unit 325 and the slave control unit 330 is granted access to which one of the target interface 305 and the source interface 310, and vice versa. The master control unit 325 and the slave control unit 330 may be built up like in conventional ATA controllers 125 that control a parallel port to which two parallel devices can be connected, one being the master and 25 the other being the slave.

Further, there is a shadow register block 315 provided that includes interface registers used for delivering commands to the devices or posting status from the devices. The shadow register block 315 is so named since it contains a set 30 of registers that shadow the contents of the traditional device registers, for performing standard ATA emulation. In the present embodiment, the controller operates in the master/slave emulation mode specified in the SATA specification, that is, two serial devices on two separate serial ports 210, 215 are represented to host software as a master and a slave accessed at the same set of host bus addresses.

To realize this functionality, there may be provided a port assignment unit 335 which may be used for switching between the parallel and serial ports 130, 210, 215. The port assignment unit 335 further connects the master and slave devices connected to the parallel port 130 to the correct control unit 325, 330. Also, the serial devices connected to the serial ports 210, 215 are connected to either the master control unit 325 or the slave control unit 330, as the controller of the present embodiment operates in the master/slave emulation mode as described above. 5 Another function performed by the port assignment unit 335 is that of the parallel/serial converter 205, i.e., it performs a conversion of parallel to serial data signals and vice versa.

As can be seen from FIG. 3, the port assignment unit 335 receives further input from port map register 340. The port map register 340 which may actually be a set of registers, stores port identification data indicating which one of 10 the parallel and serial ports 130, 210, 215 is activated. It is to be noted, that generally any number of ports may be activated, including the case where no port is active, or where all of the parallel and serial ports are activated.

In another embodiment, the port map register 340 and the port assignment unit 335 may be such that the ATA controller of FIG. 3 can operate in one of the following configurations. In the first configuration, either zero, one or two parallel ATA devices can be driven. In another configuration, either zero, one or two serial ATA devices can be 15 driven. Finally, in a third configuration, one parallel and one serial device can be driven.

It is to be noted that the port map register 340 that stores port identification data defining the ports to be used, or the configuration, is connected to the target interface 305 so that the driver 120 has access to the register(s) to perform a reconfiguration. That is, the embodiment extends an existing parallel ATA controller by a serial part and thus allows reusing a significant amount of parallel ATA controller hardware for implementing a cost effective software 20 configurable combined serial/parallel ATA controller.

The entire controller can be reconfigured to operate as conventional ATA controller, or to operate as conventional SATA controller. That is, a software driven reconfiguration is provided that makes it possible to switch between a mode where the controller behaves like a conventional ATA controller, and a mode where the controller behaves like a conventional SATA controller. Additionally, the controller according to the embodiment can be configured to 25 concurrently perform data transfer to parallel and serial devices. That is, the controller of the embodiment is a chameleon device which adjust to any possible connectivity modes simply by performing a software reconfiguration.

Moreover, in one of the modes, parallel and serial devices can even be operated simultaneously. It is to be noted that the concurrent data transfer to and from a parallel and serial storage devices may be done by expanding the 30 SATA transport layer state machine to be able to use conventional ATA control signals generated by conventional ATA interface control circuits, and to add an additional payload buffer.

As discussed above, the port map register 340 allows the software 100, 105, 110, 115, 120 to configure and reconfigure the arrangement. This includes the configuration of the master or the slave or both devices to either a parallel or a serial device. Moreover, as defined in the SATA specification, the controller may have the registers required to allow read/write processes to the SATA port status and error registers. 35

Turning now to FIG. 4, a flowchart is shown illustrating the process of operating the ATA controller according to the embodiment of FIG. 3. In step 400, the software checks if there are serial ATA drives plugged in, e.g. by reading the SATA port status register. The software then configures the port map register 340 in step 405. It is to be noted that steps 400 and 405 may be performed during initialization of the controller.

- 5 In response to an action from driver 120, or in response to a request from one of the storage devices, the port assignment unit 335 may act as port switch unit to switch to the appropriate ports 130, 210, 215 in step 410. If a correct port is already active, this step may be skipped. Once access to the storage device is made possible, the data transfer is performed in step 415.

Industrial Applicability

- 10 The present invention may significantly enhance the data communication in mass products such as personal computers and the like.

CLAIMS

1. A control apparatus for controlling data transfer to and/or from storage devices, comprising:
 - a first control unit (300-330) for controlling data transfer to and/or from an ATA (Advanced Technology Attachment) compliant parallel storage device (135, 140); and
 - 5 a second control unit (335, 340) for controlling data transfer to and/or from an SATA (Serial ATA) compliant serial storage device (220, 225),
wherein the control apparatus is capable of concurrently performing the data transfer to and/or from said parallel and serial devices.
- 10 2. The apparatus of claim 1, wherein said second control unit is arranged for controlling data transfer to and/or from two SATA storage devices in a master/slave emulation mode wherein one of the SATA storage devices is represented to host software as master and the other SATA storage device as slave, both being accessible at the same set of host bus addresses.
- 15 3. The apparatus of claim 1, wherein said first control unit is arranged for controlling data transfer to and/or from two parallel ATA storage devices connected to one parallel port, one device being the master and the other being the slave at the parallel port.
4. The apparatus of claim 1, further comprising:
 - a port map register (340) storing identification data identifying said parallel and serial devices; and
 - 20 a port switch unit (335) for establishing connections to the parallel and serial devices indicated by said identification data.
5. The apparatus of claim 4, wherein said port map register is software rewritable.
6. The apparatus of claim 4, wherein:
 - said first control unit is arranged for controlling data transfer to and/or from two ATA storage devices connected to one parallel port, one device being the master and the other being the slave at the parallel port; and
 - 25 said port map register is connected to store master/slave identification data identifying which device is the master or slave.
7. A method of operating a control apparatus for controlling data transfer to and/or from storage devices, the method comprising:
 - 30 performing (415) data transfer to and/or from an ATA (Advanced Technology Attachment) compliant parallel storage device connected to the control apparatus; and

performing (415) data transfer to and/or from an SATA (Serial ATA) compliant serial storage device connected to the control apparatus;

wherein the data transfer to and/or from the ATA compliant parallel storage device and the data transfer to and/or from the SATA compliant serial storage device are performed concurrently.

5 8. The method of claim 7, further comprising:

storing identification data in a port map register (340) of the control apparatus, said identification data identifying said parallel and serial devices; and

switching a port of the control apparatus for establishing connections to the parallel and serial devices indicated by said identification data.

10 9. The method of claim 8, wherein said port map register is software rewritable.

10. The method of claim 8, arranged for controlling data transfer to and/or from two parallel ATA storage devices connected to one parallel port, one device being the master and the other being the slave at the parallel port; and

said port map register stores master/slave identification data identifying which device is the master or slave.

1/2




Fig. 1
(Prior Art)




Fig. 2
(Prior Art)

2/2




Fig. 3




Fig. 4

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

**(19) World Intellectual Property Organization
International Bureau**



A standard linear barcode is positioned horizontally across the page, consisting of vertical black lines of varying widths on a white background.

(43) International Publication Date
16 October 2003 (16.10.2003)

PCT

(10) International Publication Number
WO 03/085535 A2

- (51) International Patent Classification⁷: G06F 13/38

(21) International Application Number: PCT/US03/06258

(22) International Filing Date: 28 February 2003 (28.02.2003)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
 102 14 700.0 3 April 2002 (03.04.2002) DE
 10/259,710 27 September 2002 (27.09.2002) US

(71) Applicant: ADVANCED MICRO DEVICES, INC.
 [US/US]; One AMD Place, Mail Stop 68, P.O. Box 3453,
 Sunnyvale, CA 94088-3453 (US).

(72) Inventors: DRESCHER, Henry; Braunschweiger Strasse
 2, 01127 Dresden (DE). BARTH, Frank; Nizzastrasse 63
 A, 01445 Radebeul (DE).

(74) Agent: DRAKE, Paul, S.; Advanced Micro Devices, Inc.,
 5204 East Ben White Boulevard, Mail Stop 562, Austin,
 TX 78741 (US).

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU,
 AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU,
 CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH,
 GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC,
 LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW,
 MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG,
 SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VN, YU,
 ZA, ZM, ZW.

(84) Designated States (*regional*): ARIPO patent (GH, GM,
 KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW),
 Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM),
 European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE,
 ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, SE, SI,
 SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN,
 GQ, GW, ML, MR, NE, SN, TD, TG).

Published:
 — without international search report and to be republished
 upon receipt of that report


For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

Published:

— without international search report and to be republished upon receipt of that report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: ATA/SATA COMBINED CONTROLLER



WO 03/085535 A2

WO 03 (57) **Abstract:** A combined ATA and SATA controller is provided that comprises a control unit 300-330 for controlling data transfer to and/or from an ATA compliant parallel storage device (135, 140) and a control unit (335, 340) for controlling data transfer to and/or from an SATA compliant serial storage device (220, 225). The controller can concurrently perform the data transfer to and/or from the parallel and serial devices. By reusing a significant amount of controller hardware, the combined controller can be realized in a cost effective manner.

ATA/SATA COMBINED CONTROLLER**Technical Field**

The invention generally relates to controlling data transfer to and/or from storage devices, and relates in particular to
5 ATA (Advanced Technology Attachment) and SATA (Serial ATA) controllers.

Background Art

In computer systems, hard disks and other drives such as CD or DVD drives, tape devices, high capacity removable
10 devices, zip drives, and CDRW drives are storage devices that may be connected to the computer via an interface for defining the physical and logically requirements for performing data transfer to and from the devices. One of the most popular interfaces used in modern computer systems is the one most commonly known as IDE (Integrated Drive Electronics). The IDE drive interface, more properly called AT (Advanced Technology) Attachment (ATA) interface, was developed starting in 1986 and was standardized around 1988. The specification which provides a way to make disk drive "attachments" to the PC (Personal Computer) architecture, was further developed to a variety of more recent specifications such as ATA/ATAPI, EIDE, ATA-2, Fast ATA, ATA-3, Ultra ATA, Ultra 15 DMA, ATA-4 and many more as well. All of these specifications define storage interfaces for connecting to parallel storage devices and are referred to as being ATA compliant hereafter.

While the parallel ATA interconnect has been the dominant internal storage interconnect for desktop and mobile computers because of its relative simplicity, high performance, and low cost, ATA compliant interfaces have a number of limitations that are exhausting their ability to continue increasing performance. Some of these limitations 20 are the 5-volt signalling requirement, and the high pin count. These and other characteristics of parallel ATA interfaces are the reasons why such interfaces cannot scale to support several more speed doublings as happened in the past, so that this interface is nearing its performance capacity.

For this reason, and to provide scaleable performance for the next decade, serial ATA (SATA) was developed as a next generation ATA specification. SATA is an evolutionary replacement for the parallel ATA physical storage 25 interface and is designed to be 100% software compatible with today's ATA, but to have a much lower pin count, enabling thinner, more flexible cables. Because of the maintained software compatibility, no changes in today's drivers and operating systems are required. Moreover, the lower pin count also benefits the system design of motherboards and their chipsets and other integrated silicon components.

As mentioned above, one of the key features of the SATA interface is the software compatibility to parallel ATA controllers. This can be better understood from a comparison of FIGs. 1 and 2 which illustrate standard ATA and 30 the serial ATA (SATA) connectivity, respectively.

Turning first to FIG. 1 which depicts how ATA compliant parallel storage devices are connected to a computer system to enable data transfer to and from the devices, the computer system includes an operating system 115 that is

the main software running on the computer. There may further be multiple application programs 100, 105, 110 which usually have a user interface for providing information to the user and receiving input. Of course, application programs with no user interface exist as well. Further, there is usually a driver software 120 provided which may be an extra software component, or part of the operating system 115, and which is run specifically to interact with ATA compliant hardware.

5 This hardware includes the ATA adapter 125 which exchanges data signals with devices 135, 140 over a parallel port 130. The ATA adapter 125 is also called ATA controller, often together with the parallel port 130.

Referring now to FIG. 2 which illustrates the corresponding parts of a computer system having an SATA interface, there are no changes required in the application programs 100, 105, 110, the operating system 115, nor the driver 10 120. On the hardware side, an SATA adapter 200 is provided that is connected to one or more serial ports 210, 215 for exchanging signals with serial devices 220, 225. That is, the SATA enabled computer system differs from the system of FIG. 1 in that the devices and ports are serialized, and an appropriate SATA compliant adapter 200 is provided. Focusing in more detail to this adapter, it can be seen, that the SATA adapter 200 may be understood as comprising an ATA adapter 125, being accompanied with a parallel/serial converter 205 to perform parallel-to-serial 15 and serial-to-parallel conversion of data signals.

As neither in the operating system 115 nor in the driver software 120 specific adaptations to the SATA specification are required, the interface of FIG. 2 is software compatible with the technique of FIG. 1. Thus, SATA is a drop-in solution, and today's software will run on the new architecture without modification. Given this feature and the above described other advantages, and further taking into account that SATA compliant controllers and devices will 20 be of about the same costs as conventional units, SATA is expected to eventually completely replace parallel ATA interfaces. SATA's adoption by the industry will follow a phased transition path, and there will be a point where both parallel and serial ATA capabilities are available.

Although the technology is software compatible and operating system transparent, SATA electronics and connectors will differ from those of the conventional ATA interface. For this reason, adapters may be provided to facilitate 25 forward and backward compatibility of hard disks and other storage devices on computer systems. For instance, SATA-to-ATA bridges may be used in hard disk drives and storage systems, and ATA-to-SATA bridges may be used in motherboards, add-in cards and drive test equipment. However, such conventional solutions require a significant amount of additional hardware components and thus lead to increased manufacturing costs.

Disclosure of Invention

30 In one aspect of the invention, a control apparatus for controlling data transfer to and/or from storage devices is provided. The control apparatus comprises a first control unit for controlling data transfer to and/or an ATA compliant parallel storage device. Further, the control apparatus comprises a second control unit for controlling data transfer to and/or from an SATA compliant serial storage device. The control apparatus is capable of concurrently performing the data transfer to and/or from the parallel and serial devices.

In a further embodiment said first control unit is arranged for controlling data transfer to and/or from two parallel ATA storage devices, and said second control unit is arranged for controlling data transfer to and/or from two SATA storage devices.

5 In a further embodiment said control apparatus is capable of disabling said first control unit to enable data transfer with SATA storage devices only.

In a further embodiment said control apparatus is capable of disabling said second control unit to enable data transfer with parallel ATA storage devices only.

In a further embodiment the apparatus is arranged for determining if an SATA storage device is connected to the control apparatus.

10 In a further embodiment the apparatus is arranged for providing information on the determined SATA storage device to host software.

In a further embodiment said second control unit is capable of converting parallel data to serial data and/or serial data to parallel data to enable data transfer to and/or from SATA storage devices.

In a further embodiment the apparatus is an integrated circuit chip.

15 In a further aspect of the invention, there may be provided a method of operating a control apparatus for controlling data transfer to and/or from storage devices. The method comprises performing data transfer to and/or from an ATA compliant parallel storage device connected to the control apparatus. The method further comprises performing data transfer to and/or from an SATA compliant serial storage device connected to the control apparatus. The data transfer to and/or from the ATA compliant parallel storage device and the data transfer to and/or from the SATA compliant serial storage device are performed concurrently.

In a further embodiment the data transfer to and/or from two SATA storage devices is controlled in a master/slave emulation mode wherein one of the SATA storage devices is represented to host software as master and the other SATA storage device as slave, both being accessible at the same set of host bus addresses.

20 In a further embodiment data transfer to and/or from two parallel ATA storage devices connected to one parallel port of the control apparatus is controlled such that one device is the master and the other is the slave at the parallel port.

In a further embodiment data transfer is controlled to and/or from two ATA compliant parallel storage devices, and data transfer is controlled to and/or from two SATA compliant serial storage devices.

25 In a further embodiment the method further comprises determining if an SATA storage device is connected to the control apparatus.

In a further embodiment the method further comprises providing information on the determined SATA storage device to host software.

In a further embodiment said step of performing data transfer to and/or from an SATA compliant serial storage device comprises converting parallel data to serial data and/or serial data to parallel data.

Brief Description of Drawings

The accompanying drawings are incorporated into and form a part of the specification for the purpose of explaining the principles of the invention. The drawings are not to be construed as limiting the invention to only the illustrated and described examples of how the invention can be made and used. Further features and advantages will become apparent from the following and more particular description of the invention, as illustrated in the accompanying drawings, wherein:

- FIG. 1 illustrates a conventional computer system that is connected to ATA compliant storage devices;
10 FIG. 2 illustrates a conventional computer system that is connected to SATA compliant storage devices;
FIG. 3 illustrates the components of an ATA controller according to an embodiment; and
FIG. 4 is a flowchart illustrating the process of operating the ATA controller of FIG. 3.

Modes for Carrying Out the Invention

The illustrative embodiments of the present invention will be described with reference to the figure drawings wherein like elements and structures are indicated by like reference numbers.

Referring now to the drawings and particularly to FIG. 3 which illustrates the hardware components of an ATA controller according to an embodiment, the controller comprises a target interface unit 305 and a source interface unit 310. Both interfaces are connected to the host interface 300 for exchanging requests and data with the software driver 120. The target interface 305 may be used by the driver 120 for accessing the controller for configuration purposes. On the other hand, the source interface 310 may be used to perform data access to read or write data to/from the storage devices.

There is further provided a bus master engine 320 for controlling which one of the master control unit 325 and the slave control unit 330 is granted access to which one of the target interface 305 and the source interface 310, and vice versa. The master control unit 325 and the slave control unit 330 may be built up like in conventional ATA controllers 125 that control a parallel port to which two parallel devices can be connected, one being the master and the other being the slave.

Further, there is a shadow register block 315 provided that includes interface registers used for delivering commands to the devices or posting status from the devices. The shadow register block 315 is so named since it contains a set of registers that shadow the contents of the traditional device registers, for performing standard ATA emulation. In the present embodiment, the controller operates in the master/slave emulation mode specified in the SATA specification, that is, two serial devices on two separate serial ports 210, 215 are represented to host software as a master and a slave accessed at the same set of host bus addresses.

To realize this functionality, there may be provided a port assignment unit 335 which may be used for switching between the parallel and serial ports 130, 210, 215. The port assignment unit 335 further connects the master and slave devices connected to the parallel port 130 to the correct control unit 325, 330. Also, the serial devices connected to the serial ports 210, 215 are connected to either the master control unit 325 or the slave control unit 330, as the controller of the present embodiment operates in the master/slave emulation mode as described above. 5 Another function performed by the port assignment unit 335 is that of the parallel/serial converter 205, i.e., it performs a conversion of parallel to serial data signals and vice versa.

As can be seen from FIG. 3, the port assignment unit 335 receives further input from port map register 340. The port map register 340 which may actually be a set of registers, stores port identification data indicating which one of 10 the parallel and serial ports 130, 210, 215 is activated. It is to be noted, that generally any number of ports may be activated, including the case where no port is active, or where all of the parallel and serial ports are activated.

In another embodiment, the port map register 340 and the port assignment unit 335 may be such that the ATA controller of FIG. 3 can operate in one of the following configurations. In the first configuration, either zero, one or two parallel ATA devices can be driven. In another configuration, either zero, one or two serial ATA devices can be 15 driven. Finally, in a third configuration, one parallel and one serial device can be driven.

It is to be noted that the port map register 340 that stores port identification data defining the ports to be used, or the configuration, is connected to the target interface 305 so that the driver 120 has access to the register(s) to perform a reconfiguration. That is, the embodiment extends an existing parallel ATA controller by a serial part and thus allows reusing a significant amount of parallel ATA controller hardware for implementing a cost effective software 20 configurable combined serial/parallel ATA controller.

The entire controller can be reconfigured to operate as conventional ATA controller, or to operate as conventional SATA controller. That is, a software driven reconfiguration is provided that makes it possible to switch between a mode where the controller behaves like a conventional ATA controller, and a mode where the controller behaves like a conventional SATA controller. Additionally, the controller according to the embodiment can be configured to 25 concurrently perform data transfer to parallel and serial devices. That is, the controller of the embodiment is a chameleon device which adjust to any possible connectivity modes simply by performing a software reconfiguration.

Moreover, in one of the modes, parallel and serial devices can even be operated simultaneously. It is to be noted that the concurrent data transfer to and from a parallel and serial storage devices may be done by expanding the 30 SATA transport layer state machine to be able to use conventional ATA control signals generated by conventional ATA interface control circuits, and to add an additional payload buffer.

As discussed above, the port map register 340 allows the software 100, 105, 110, 115, 120 to configure and reconfigure the arrangement. This includes the configuration of the master or the slave or both devices to either a parallel or a serial device. Moreover, as defined in the SATA specification, the controller may have the registers required to allow read/write processes to the SATA port status and error registers. 35

Turning now to FIG. 4, a flowchart is shown illustrating the process of operating the ATA controller according to the embodiment of FIG. 3. In step 400, the software checks if there are serial ATA drives plugged in, e.g. by reading the SATA port status register. The software then configures the port map register 340 in step 405. It is to be noted that steps 400 and 405 may be performed during initialization of the controller.

- 5 In response to an action from driver 120, or in response to a request from one of the storage devices, the port assignment unit 335 may act as port switch unit to switch to the appropriate ports 130, 210, 215 in step 410. If a correct port is already active, this step may be skipped. Once access to the storage device is made possible, the data transfer is performed in step 415.

Industrial Applicability

- 10 The present invention may significantly enhance the data communication in mass products such as personal computers and the like.

CLAIMS

1. A control apparatus for controlling data transfer to and/or from storage devices, comprising:
 - a first control unit (300-330) for controlling data transfer to and/or from an ATA (Advanced Technology Attachment) compliant parallel storage device (135, 140); and
 - 5 a second control unit (335, 340) for controlling data transfer to and/or from an SATA (Serial ATA) compliant serial storage device (220, 225),

wherein the control apparatus is capable of concurrently performing the data transfer to and/or from said parallel and serial devices.

- 10 2. The apparatus of claim 1, wherein said second control unit is arranged for controlling data transfer to and/or from two SATA storage devices in a master/slave emulation mode wherein one of the SATA storage devices is represented to host software as master and the other SATA storage device as slave, both being accessible at the same set of host bus addresses.
- 15 3. The apparatus of claim 1, wherein said first control unit is arranged for controlling data transfer to and/or from two parallel ATA storage devices connected to one parallel port, one device being the master and the other being the slave at the parallel port.
- 4. The apparatus of claim 1, further comprising:
 - a port map register (340) storing identification data identifying said parallel and serial devices; and
 - 20 a port switch unit (335) for establishing connections to the parallel and serial devices indicated by said identification data.
- 5. The apparatus of claim 4, wherein said port map register is software rewritable.
- 6. The apparatus of claim 4, wherein:
 - said first control unit is arranged for controlling data transfer to and/or from two ATA storage devices connected to one parallel port, one device being the master and the other being the slave at the parallel port; and
 - 25 said port map register is connected to store master/slave identification data identifying which device is the master or slave.
- 7. A method of operating a control apparatus for controlling data transfer to and/or from storage devices, the method comprising:
 - 30 performing (415) data transfer to and/or from an ATA (Advanced Technology Attachment) compliant parallel storage device connected to the control apparatus; and

performing (415) data transfer to and/or from an SATA (Serial ATA) compliant serial storage device connected to the control apparatus;

wherein the data transfer to and/or from the ATA compliant parallel storage device and the data transfer to and/or from the SATA compliant serial storage device are performed concurrently.

5 8. The method of claim 7, further comprising:

storing identification data in a port map register (340) of the control apparatus, said identification data identifying said parallel and serial devices; and

switching a port of the control apparatus for establishing connections to the parallel and serial devices indicated by said identification data.

10 9. The method of claim 8, wherein said port map register is software rewritable.

10. The method of claim 8, arranged for controlling data transfer to and/or from two parallel ATA storage devices connected to one parallel port, one device being the master and the other being the slave at the parallel port; and

said port map register stores master/slave identification data identifying which device is the master or slave.

1/2




Fig. 1
(Prior Art)




Fig. 2
(Prior Art)

2/2




Fig. 3




Fig. 4